



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/659,320	09/11/2003	Ernst A. Munter	NOR-146 (12748ROUS01U)	3794
32836 7590 06/27/2008 GUERIN & RODRIGUEZ, LLP 5 MOUNT ROYAL AVENUE MOUNT ROYAL OFFICE PARK MARLBOROUGH, MA 01752				
EXAMINER TSEGAYE, SABA				
ART UNIT 2619		PAPER NUMBER		
MAIL DATE 06/27/2008		DELIVERY MODE PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/659,320

**Applicant(s)**

MUNTER ET AL.

**Examiner**

SABA TSEGAYE

**Art Unit**

2619

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 28 March 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SF/ICE)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Response to Amendment***

1. This Office a This Office Action is in response to the amendment filed 03/28/08. Claims 1-25 are pending. Currently no claims are in condition for allowance.

***Claim Rejections - 35 USC § 102***

2. Claims 1- 25 are rejected under 35 U.S.C. 102(e) as being anticipated by Fisher et al. (US 2002/0039362 A1).

Regarding claims 1 and 25, Fisher discloses, in fig. 6, a communications switch for switching data between inputs (s0-s3) and outputs (d0-d3), said communications switch comprising:

P (s0-s3) inputs each for receiving data to be switched to q outputs (d0-d3);

p+k information storage buffers (t(0, 0)-t(3, 1)) each of said information storage buffers comprising p+k storage locations (t(0, 0)-t(3, 1));

an input data conditioner (152, 154, 162, 164), comprising p inputs and p+k outputs, connected between said p inputs of said communications switch and said p+k information buffers (t(0,0)-t(3,1)), for distributing data received at said p (s0-s3) inputs of said input data conditioner to its p+k outputs (see fig. 6; 0049);

an ingress commutator (90, 92, 94, 96) for interconnecting each of said p+k information storage buffers to one of said p+k outputs of said input data conditioner (see fig. 6; 0049-0051);

an output data conditioner (156, 158, 166, 168) comprising p+k inputs and q (d0-d3) outputs, for distributing data from its p+k inputs to its q (d0-d3) outputs (see fig. 6; 0049-0051);

an egress commutator (120, 122, 124, 126) for interconnecting each of said  $p+k$  information storage buffers ( $t(0,0)-t(3,1)$ ) to one of said  $p+k$  inputs of said output conditioner (156, 158, 166, 168); said ingress commutator (90, 92, 94, 96) operable to cyclically interconnect each of said  $p+k$  outputs of said input data conditioner (152, 154, 162, 164) to each of said  $p+k$  information buffers ( $t(0,0)-t(3,1)$ ) to provide data from said each of said  $p+k$  outputs of said input data conditioner (152, 154, 162, 164) to said  $p+k$  information storage buffers ( $t(0,0)-t(3,1)$ ), said egress commutator (120, 122, 124, 126) operable to cyclically interconnect each of said  $p+k$  information storage buffers ( $t(0,0)-t(3,1)$ ) to said  $p+k$  inputs of said output data conditioner (156, 158, 166, 168) to provide data from said  $p$  ( $s0-s3$ ) inputs to said  $q$  ( $d0-d3$ ) outputs (see fig. 6; 0049-0051).

Regarding claims 2 and 14, Fisher discloses the switch of claim 1, where  $p = q$  (see fig. 6).

Regarding claims 3, 15 and 16, Fisher discloses the switch wherein the ingress commutator is clocked at a rate to transfer less data to each of the  $p+k$  information storage buffers during a time interval than is received at each of the  $p$  inputs during the time interval (0044; 0046).

Regarding claim 9, Fisher discloses the switch (150, 160) wherein said output data conditioner (156, 158, 166, 168) comprises  $k$  one input,  $p$  output switches, each for switching data from its input to one of its  $p$  outputs (see Fig. 6).

Regarding claim 13, Fisher discloses a communications switch (see Fig. 6), comprising:  
p inputs (s0-s3) and q outputs (d0-d3);  
a rotator switch comprising a  $(p+k) \times (p+k)$  switch fabric (150, 160);  
an input data conditioner (152, 154, 162, 164) for distributing data received at the p inputs to that switch fabric (0048);  
an output data conditioner (156, 158, 166, 168) in communication with the switch fabric for distributing data received from the switch fabric to the q outputs (d0-d3).

Regarding claim 17, Fisher discloses a method of switching data between p (s0-s3) inputs and q outputs (d0-d3), comprising: distributing data from said p inputs to p+k intermediate inputs (demultiplexer 152, 154, 162, 164 connected to each commutator 90, 92, 94, 96); loading data from said p+k inputs into p+k tandem buffers ( $t(0,0)$ - $t(3,1)$ ), each of said tandem buffers ( $t(0,0)$ - $t(3,1)$ ) comprising p+k storage locations; unloading one location of each of said p+k tandem buffers at one of p+k intermediate outputs (each tandem buffers connected to each output commutator 120, 122, 124, 126); combining data from said p+k intermediate outputs to provide switched data from said p inputs at said q outputs (see fig. 6; 0048-0051).

Regarding claim 18, Fisher discloses the method further comprising cyclically interconnecting the p+k tandem buffers ( $t(0,0)$ - $t(3,1)$ ) with the p+k intermediate inputs (demultiplexer 152, 154, 162, 164 connected to each commutator 90, 92, 94, 96) and the p+k intermediate outputs (each tandem buffers connected to each output commutator 120, 122, 124, 126) (see fig. 6; 0049-0051).

Regarding claim 19, Fisher discloses the method wherein data is loaded into said tandem buffers at a rate (B/2) lower than a rate (2B) of traffic arriving at each of said p inputs (0044; 0049).

Regarding claim 20, Fisher discloses the method wherein data is loaded into all of said tandem buffers at a rate at least equal to a rate of arrival of data at all of said p inputs (0049).

Regarding claims 22 and 24, Fisher discloses the method wherein at least some of said data is transferred to a selected location of an interconnected tandem buffer, the location based on a destination for said at least some of said data and stripping header from data (0028).

Regarding claim 23, Fisher discloses the method further comprising combining data into data units, and including a header in each of said data units, each header including destination information and a sequence number for said each of said data units (0028; 0039; 0046).

Regarding claims 4-8, 10-12 and 21, they are math equations, which do not show uniqueness and are not critical to the invention.

### ***Response to Arguments***

3. Applicant's arguments filed 03/28/08 have been fully considered but they are not persuasive. Applicant argues that "Fisher fails to teach or suggest an "input data conditioner" as

Applicant claimed in claim 1.” Examiner respectfully disagrees. Fisher discloses a rotator switch having a multiplexing group of K1 sources onto one tandem rotator switch comprising: a first commutator connected to the multiplexed outputs; a plurality of intermediate nodes connected to the first commutator; and a second commutator connected to the intermediate nodes and having a plurality of multiplexed outputs. As shown in fig. 6, the first commutator (input data conditioner) comprising multiplexed inputs (p inputs) and p+k outputs, connected between the P inputs and the plurality of intermediate nodes (buffers). The second commutator (output data conditioner) connected to the plurality of intermediate nodes (buffers) having a plurality inputs (p+k) and multiplexed outputs (q outputs).

Referring to the argument on page 9, about the limitations in claims 13, 17 and 25, these arguments are similar to the arguments presented above; the Examiner takes the same position as discussed for claim 1.

Examiner believes that the claims, given their broad reasonable interpretation, read on the references applied.

### ***Conclusion***

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to SABA TSEGAYE whose telephone number is (571)272-3091. The examiner can normally be reached on Monday-Friday (7:30-5:00), First Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wing Chan can be reached on (571) 272-7493. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Saba Tsegaye/  
Examiner, Art Unit 2619  
June 21, 2008

/Wing F. Chan/  
Supervisory Patent Examiner, Art Unit 2619  
6/22/08